Show simple item record

dc.contributor.authorDamaj, Issam
dc.date.accessioned2016-04-07T08:38:38Z
dc.date.available2016-04-07T08:38:38Z
dc.date.issued2011-07-25
dc.identifier.urihttp://hdl.handle.net/11675/920
dc.description.abstractSystem-optimized circuits are a major concern in the design process. System upgradeability leads to re-engineering in most of the designs; even minor changes to the system would require a big compensation. However, the introduction of a new paradigm in hardware design called Reconfigurable Computing offers to solve any problem by changing the hardware configurations of dedicated circuits. In this paper, we build on a recently produced System- On-Chip VTS [1] offering upgradeability in terms of functionality and system integration. The paper includes refining the achieved designs in order to eliminate blocks and sequential alternation of the two main internal processes, investigating larger buffering by providing more memory elements and using state-of-art field programmable gate arrays (FPGAs). The optimized circuit is to be built on an FPGA with a faster processing time and enhanced system interaction by eliminating the two internal processes and exploiting parallelism within Verilog coding blocks.
dc.relation.journalThe IEEE Conference on Communication, Science & Information Engineering, London, UK
dc.titleA Cohesive FPGA Design for an Optimized Global Positioning System,
dc.typeConference Paper


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record